Skip to content

Commit f277453

Browse files
jcornwallAMDgregkh
authored andcommitted
drm/amdkfd: Use same SQ prefetch setting as amdgpu
commit d56b198 upstream. 0 causes instruction fetch stall at cache line boundary under some conditions on Navi10. A non-zero prefetch is the preferred default in any case. Fixes soft hang in Luxmark. Signed-off-by: Jay Cornwall <jay.cornwall@amd.com> Reviewed-by: Felix Kuehling <Felix.Kuehling@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
1 parent 58d6fa1 commit f277453

1 file changed

Lines changed: 3 additions & 2 deletions

File tree

drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager_v10.c

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -58,8 +58,9 @@ static int update_qpd_v10(struct device_queue_manager *dqm,
5858
/* check if sh_mem_config register already configured */
5959
if (qpd->sh_mem_config == 0) {
6060
qpd->sh_mem_config =
61-
SH_MEM_ALIGNMENT_MODE_UNALIGNED <<
62-
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT;
61+
(SH_MEM_ALIGNMENT_MODE_UNALIGNED <<
62+
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT) |
63+
(3 << SH_MEM_CONFIG__INITIAL_INST_PREFETCH__SHIFT);
6364
#if 0
6465
/* TODO:
6566
* This shouldn't be an issue with Navi10. Verify.

0 commit comments

Comments
 (0)