We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
A C++/Qt5 tool for making auto-generated Verilog HDL code from Mealy & Moore FSM design
C++ 1
Fractional-N frequency divider generator (modified)
Perl 1
There was an error while loading. Please reload this page.