Skip to content

Pull requests: SpinalHDL/SpinalHDL

New pull request New
36 Open 903 Closed
36 Open 903 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

lib: bus: WishboneDecoder: use byte address for slave selection
#1899 opened Apr 7, 2026 by dnltz Contributor Loading…
1
Add Companion trait for Bundles and MultiData types
#1898 opened Apr 7, 2026 by cyndquill Loading…
2 tasks done
1
lib: bus: WishboneSlaveFactory: Improve Error Handling
#1897 opened Apr 6, 2026 by dnltz Contributor Loading…
Add support for automated Vivado IP TCL generation and simulation integration
#1859 opened Dec 19, 2025 by skylayer Contributor Loading…
3 tasks done
8
feat(sv interface): sv interface can be set to blackbox. add header comment when oneFilePerComponent
#1829 opened Oct 23, 2025 by yportne13 Contributor Loading…
2 tasks
Implement readResponseDelay in AxiMemorySim
#1820 opened Oct 1, 2025 by louiecaulfield Contributor Loading…
Add RoundType.NONE
#1798 opened Sep 9, 2025 by thajohns • Draft
2 tasks
2
Switch emit rework
#1724 opened May 5, 2025 by Dolu1990 Member Loading…
7
Change AFix division
#1722 opened May 2, 2025 by thajohns Loading…
1 of 2 tasks
4
Create IMasterSlaveDirDeclare
#1676 opened Mar 11, 2025 by g0t00 Contributor Loading…
1 of 2 tasks
4
Interface-related SystemVerilog Code Emission Enhancements
#1631 opened Dec 23, 2024 by fl4shk • Draft
2 tasks
4
Fix simulation failure with Verilator v5.x on Windows
#1618 opened Dec 10, 2024 by du33169 Loading…
2 tasks
1
7
Make 2.11 & 2.13 CI test always.
#1589 opened Nov 5, 2024 by Readon Collaborator • Draft
1 task
2
fix test initial value problem for Dfi Controller.
#1581 opened Oct 29, 2024 by Readon Collaborator Loading…
2 tasks
1
Add mill template link to readme
#1505 opened Aug 13, 2024 by mrcmry Contributor Loading…
2
Add SamplerCC pushCd(reg) -> popCd(BufferCC)
#1500 opened Aug 5, 2024 by Dolu1990 Member Loading…
set rst name for default clock domain by ClockDomainConfig
#1484 opened Jul 17, 2024 by yportne13 Contributor Loading…
3
RFC: Add blackboxing for simple 1-port synchronous ROMs
#1475 opened Jul 11, 2024 by bunnie Contributor Loading…
2 tasks
20
ACE & ACE-Lite support
#1450 opened Jun 12, 2024 by KireinaHoro Contributor • Draft
3 of 8 tasks
5
Bugfix/wb pipelined
#1375 opened Mar 26, 2024 by jdavidberger Contributor Loading…
1
71
Ability to remap address for BusSlaveFactory
#1354 opened Mar 13, 2024 by KireinaHoro Contributor • Draft
2 tasks
14
Verilog generated when using synchronous resets is not understood by SymbiYosys - remove "assert() else begin end"-block generation for now
#1315 opened Feb 19, 2024 by janschiefer Loading…
1
TaggedUnion implementation
#1241 opened Nov 10, 2023 by ronan-lashermes Loading…
2 tasks
35
[feature] FuseSocGeneratorBuilder provide a easy way to use fusesoc
#1232 opened Nov 2, 2023 by chenbo-again Contributor Loading…
27
feat: add loadHex function for SparseMemory
#1015 opened Jan 12, 2023 by hanm2019 Contributor Loading…
1 of 2 tasks
1
6
ProTip! Updated in the last three days: updated:>2026-04-07.